

(11)Publication number : 09-297713
(43)Date of publication of application : 18.11.1997


G06F 12/16

(71)Applicant : ANRITSU CORP

(72)Inventor : TANAKA HIDEKI
TANAKA TAKANORI

(57)Abstract:

SOLUTION: The flash memory 10 consists of a flag part 10a for two sectors portion and a data part 10b for (n) following sectors portion. Once a write signal for data is received, a flag processing means 23 sets the flag of a flag part 10a corresponding to the data first and then a data processing means 25 writes the data in a data part 10b. After the data are written, the flag processing means 23 resets the set flag. Once a read signal for data is received, an abnormality discriminating means 27 discriminates the data corresponding to the flag as defective data, if there is a set flag among flags read out by the flag processing means 23 and outputs an abnormality signal.



[Date of request for examination]	22.09.1997
[Date of sending the examiner's decision of rejection]	13.03.2001
[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]	
[Date of final disposal for application]	
[Patent number]	
[Date of registration]	
[Number of appeal against examiner's decision of rejection]	
[Date of requesting appeal against examiner's decision of rejection]	
[Date of extinction of right]	